Solutions - Midterm Exam

(October 17th @ 5:30 pm)

Presentation and clarity are very important! Show your procedure!

PROBLEM 1 (20 PTS)

a) Complete the following table. The decimal numbers are unsigned: (5 pts.)

Decimal	BCD	Binary	Reflective Gray Code
32	00110010	100000	110000
41	01000001	101001	111101
125	000100100101	1111101	1000011

b) Complete the following table. The decimal numbers are signed. Use the fewest number of bits in each case: (12 pts.)


REPRESENTATION				
Decimal	Sign-and-magnitude	1's complement	2's complement	
-17	110001	101110	101111	
-32	1100000	1011111	100000	
26	011010	011010	011010	
-31	111111	100000	100001	
-1	11	10	1	
0	00	111	0	

c) Convert the following decimal numbers to their 2's complement representations. (3 pts)

```
-16.375 \checkmark 18.125 +16.375 = 010000.011 \Rightarrow -16.375 = 101111.101 <math>+18.125 = 010010.001
```


PROBLEM 2 (15 PTS)

Complete the timing diagram of the following circuit. The VHDL code (tst.vhd) corresponds to the shaded circuit.



PROBLEM 3 (10 PTS)

• Given the following circuit, complete the timing diagram (signals DO and DATA). The LUT 4-to-4 implements the following function: OLUT = [sqrt(ILUT)]. For example: $ILUT = 1100 \rightarrow OLUT = 0100$



PROBLEM 4 (11 PTS)


- The figure below depicts the entire memory space of a microprocessor. Each memory address occupies one byte. $1KB = 2^{10}$ bytes, $1MB = 2^{20}$ bytes, $1GB = 2^{30}$ bytes
 - ✓ What is the size (in bytes, KB, or MB) of the memory space? What is the address bus size of the microprocessor? (2 pts.)

Address space: 0×000000 to $0 \times FFFFF$. To represent all these addresses, we require 20 bits. So, the address bus size of the microprocessor is 20 bits. The size of the memory space is then $2^{20} = 1$ MB.

✓ If we have a memory chip of 128 KB, how many bits do we require to address those 128 KB of memory? (1 pt.)


128 KB memory device: $128KB = 2^{17}$ bytes. Thus, we require 17 bits to address the memory device.

✓ We want to connect the 128 KB memory chip to the microprocessor. For optimal implementation, we must place those 128 KB in an address range where every address shares some MSBs. Provide a list of all the possible address ranges that the 128 KB memory chip can occupy. You can only use the non-occupied portions of the memory space as shown below.




PROBLEM 5 (17 PTS)


a) Perform the following additions and subtractions of the following unsigned integers. Use the fewest number of bits n to represent both operators. Indicate every carry (or borrow) from c_0 to c_n (or b_0 to b_n). For the addition, determine whether there is an overflow. For the subtraction, determine whether we need to keep borrowing from a higher byte. (6 pts) \checkmark 29 - 50



b) Perform the following operations, where numbers are represented in 2's complement. Indicate every carry from c₀ to c_n. For each case, use the fewest number of bits to represent the summands and the result so that overflow is avoided. (8 pts)




c) Perform binary multiplication of the following numbers that are represented in 2's complement arithmetic. (3 pts) \checkmark 7 x -8



PROBLEM 6 (11 PTS)

Sketch the circuit that computes $|A - B| \times 4$, where A, B are 4-bit <u>signed</u> (2's complement) numbers. For example: $A = 1001, B = 0111 \rightarrow |A - B| \times 4 = 14 \times 4 = 56$. You can only use full adders and logic gates. Your circuit must avoid overflow.


```
A=a_3a_2a_1a_0, B=b_3b_2b_1b_0
A,B\in [-8,7]\to A, B \text{ require 4 bits in 2C representation.}
\checkmark \quad X=A-B\in [-15,15] \text{ requires 5 bits in 2C. Thus, we need to sign-extend } A \text{ and } B.
\checkmark \quad |X|=|A-B|\in [0,15] \text{ requires 5 bits in 2C. Thus, the second operation } 0\pm X \text{ only requires 5 bits.}
^{\square} \quad \text{If } x_4=1 \to X<0 \to \text{we do } 0-X.
^{\square} \quad \text{If } x_4=0 \to X\geq 0 \to \text{we do } 0+X.
```



3


PROBLEM 7 (16 PTS)

a) We want to design a circuit that determines whether two 2-bit numbers $A = a_1 a_0$, $B = b_1 b_0$ are equal: f = 1 if A = B, f = 0 if $A \neq B$. Sketch this circuit using logic gates. (4 pts)




 b_1

a₁



b) Implement the previous circuit using ONLY 2-to-1 MUXs (AND, OR, NOT, XOR gates are not allowed). (12 pts)



 b_0

 b_0